Agilent EEsof EDA’s Controlled Impedance Line Designer from Agilent Technologies Inc. optimizes stack up and line geometry for multigigabit-per-second chip-to-chip links, using the most relevant ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback