Abstract: A technology mapping method for reducing the logic stages of RSFQ logic circuits is proposed. Technology mapping, which generates netlists for a target technology from a device-independent ...
Abstract: Reliability analysis of combinational logic circuits using error probabilities methods, such as PTM, has been widely developed and used in literature ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback