Abstract: In digital sub-sampling (SS) phase-locked-loops (PLLs), to lock the frequency, phase frequency detectors (PFDs) with large dead-zones and a digitally-controlled-oscillator with multi-bank ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback