Abstract: This article presents a 7-bit 900-MS/s multi-bit/cycle successive approximation register (SAR) analog-to-digital converter (ADC) with background offset calibration. Unlike prior works that ...
EMBED <iframe src="https://archive.org/embed/GTR_2_FIA_GT_Racing_Game_Europe" width="560" height="384" frameborder="0" webkitallowfullscreen="true" mozallowfullscreen ...
Abstract: In this article, a dual-polarized 2-bit electronically reconfigurable reflectarray (RRA) is proposed for 5G beam scanning applications. By introducing two parallel transmission lines and a T ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback