Abstract: A technology mapping method for reducing the logic stages of RSFQ logic circuits is proposed. Technology mapping, which generates netlists for a target technology from a device-independent ...
Abstract: Aiming at the problem that glitch power consumption is ignorant when evaluating power consumption at the earlier stage, especially at register-transfer-level, this paper proposes a method to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback