Abstract: This paper presents an 8-bit 1.6GS/s successive-approximation-register analog-to-digital converter (SAR ADC) with alternate comparators. To enhance dynamic performance and speed, a ...
本仓库用来存放 B 站课程 《现代 C++ 模板教程 2024》的教案、代码，和作业。 任何组织和个人遵守 CC BY-NC-ND 4.0 ...
Abstract: A gallium nitride (GaN) two-stage comparator based on complementary logic (CL) architecture is demonstrated and systematically investigated. The comparator features monolithically integrated ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback